42390P13769

PATENT

REMARKS

Claims 2-4, 6-13, and 15-18 are pending in the application. Claims 3 and 15 are independent. In this submission, claims 5, 22-23, and 25-34 have been cancelled, and claims 3, 15, 16, and 18 have been amended.

Claims 2-4, 6-13, and 15-18 have been rejected under 35 U.S.C. §102(e), as being anticipated by U.S. Patent No. 6,651,171 ("England").

Independent claims 3 and 15 have been amended to include limitations not disclosed by England, thereby rendering moot the rejection of claims 3 and 15, and all of their dependent claims.

In particular, claim 3 has been amended to include configuring a cache memory of a processor to operate in a mode in which cache lines are not replaced. The examiner has argued, regarding claim 5, that England discloses locking a cache memory to prevent lines of an authenticated code module from being replaced. However, England describes a privileged instruction to disable accesses to a memory (see column 11, lines 40-42). England does not describe that the memory is a cache memory; in contrast, England describes a separate cache memory (see column 8, line 23). England also does not describe configuring a cache memory to operate in a mode in which cache lines are not replaced.

Also, claim 15 has been amended to include a separate private memory controller coupled to a private memory. This limitation is not disclosed by England.

Therefore, the withdrawal of the rejection of claims 2-4, 6-13, and 15-18 under 35 U.S.C. §102(e) is respectfully requested.

42390P13769

PATENT

CONCLUSION

Based on the foregoing, it is respectfully submitted that the rejections of claims 2-4, 6-13, and 15-18 have been overcome, and that these claims are in condition for allowance. Therefore, a Notice of Allowance is respectfully requested. Please charge any necessary fees to our Deposit Account No. 50-0221.

Respectfully submitted,

Date: January 19, 2007

Thomas R. Lane

Registration No. 42,781